



深圳市微而盛科技有限公司

Shenzhen Wei Er Sheng Technology CO.,Ltd.

TFT-LCD MODULE SPECIFITION FOR APPROVAL

CUSTOMER MODEL NO.

WES101GBI-003

FX MODEL NO :

ALL MATERIAL AGREE WITH RoHS

FOR CUSTOMER APPROVAL	SUPPLIER SIGNATURE
APPROVED BY :	APPROVED BY :
REVIEEDE BY :	REVIEEDE BY :
PEREPARED BY :	PEREPARED BY :
APPROVAL DATE:	MAKE DATE:

深圳市微而盛科技有限公司

TABLE OF CONTENTS

No.	CONTENTS	PAGE
	REVISION STATUS.....	2
	TABLE OF CONTENTS	3
1.	GENERAL DESCRIPTION.....	4
2.	MECHANICAL SPECIFICATION	5
3.	PIN DESCRIPTION.....	6
4.	Absolute Max. Rating	7
5.	Signal timing diagramPower Sequence	8
6.	MIPI AC Electrical characteristics	11
7.	Optical Specifications	17

深圳市微而盛科技有限公司

1. GENERAL DESCRIPTION

1.1 DESCRIPTION


WES101GBI-003 is a color active matrix thin film transistor (TFT) IPS liquid crystal display (LCD) that uses amorphous silicon TFT as a switching device. It is composed of a TFT LCD panel, Driver IC, FPC and Backlight.

1.2 FEATURES:

No.	Item	Specification	Unit
1	Panel Size	10.1"	inch
2	Number of Pixels	800 x3(RGB) x 1280	pixels
3	Active Area	135.360(W)x216.576(H)	mm
4	Pixel Pitch	0.1692 x 0.1692	mm
5	OutlineDimension	228.6(W) x 143(H) x2.60(D) mm	
6	Number of Colors	16.7M	-
7	Display Mode	Normally Black	-
8	ViewingDirection	IPS	
9	Pixel Arrangement	RGB vertical stripe	-
10	Luminance (cd/m ²)	260(TYP.)	nit
11	Contrast Ratio	1000(TYP.)	
12	Surface Treatment	Anti-glare	-
13	Interface	MIPI	-
14	Backlight	White LED	-
15	Operation Temperature	-10-50	°C
16	Storage Temperature	-20-60	°C
17	Weight	TPD	g

深圳市微而盛科技有限公司

2. MECHANICAL SPECIFICATION



量产图

第三视角

深圳市微而盛科技有限公司

3. PIN DESCRIPTION

PIN NO.	Symbol	Description
1	NC	No connection
2	VDD	Power Voltage for digital circuit 3.3V
3	VCCIO	Power Voltage for digital circuit 1.8V Note 1
4	GND	Ground
5	Reset	Global reset pin 1.8V Note 1
6	NC	No connection
7	GND	Ground
8	MIPI_0N	-MIPI differential data input
9	MIPI_0P	+MIPI differential data input
10	GND	Ground
11	MIPI_1N	-MIPI differential data input
12	MIPI_1P	+MIPI differential data input
13	GND	Ground
14	MIPI_CKN	-MIPI differential clock input
15	MIPI_CKP	+MIPI differential clock input
16	GND	Ground
17	MIPI_2N	-MIPI differential data input
18	MIPI_2P	+MIPI differential data input
19	GND	Ground
20	MIPI_3N	-MIPI differential data input
21	MIPI_3P	+MIPI differential data input
22	GND	Ground
23	NC	No connection
24	NC	No connection
25	GND	Ground
26	ID	
27	PWMO	PWM control signal for LED driver(CABC)
28	NC	No connection
29	NC	No connection
30	GND	Ground

深圳市微而盛科技有限公司

31	LED-	LED Cathode
32	LED-	LED Cathode
33	NC	No connection
34	NC	No connection
35	NC	No connection
36	NC	No connection
37	NC	No connection
38	NC	No connection
39	LED+	LED Anode
40	LED+	LED Anode

Note 1 : The 3PIN and 5PIN should be the same as 1.8v or 3.3v

4. Absolute Max. Rating

Item	Symbol	Values		Unit
		Min.	Max.	
Power Voltage	VDD	-0.3	+5.0	V
Backlight forward current	I _{LED}	0	25	mA(For each LED)
Input Signal Voltage	V _I	-0.3	VCC	V
Operation Temperature	T _{OP}	-10	50	°C
Storage Temperature	T _{ST}	-20	60	°C

4.1 Typical Operation Conditions

Item	Symbol	Values			Unit
		Min.	Typ.	Max.	
Power Voltage	VDD	3.0	3.3	3.6	V
Current Consumption	I _{VCC}	-	--	TBD	mA
	I _{LED}	--	140	160	mA

4.2 LED Back Light Specification (21 White Chips)


Item	Symbol	Condition	Min	Typ	Max	Unit
Forward Voltage	V _f	I _f =140mA	11.2	-	13.2	V
Uniformity (with L/G)	Δ B _p	I _f =140mA	70	75	-	%
Luminance for LCM	/	I _f =140mA	----	280	-	cd/m ²

LED circuit:

深圳市微而盛科技有限公司

5. Signal timing diagram Power Sequence


5.1 Power on



Symbol	Value			Unit	Remark
	Min.	Typ.	Max.		
ton1		No limit		ms	
ton2		0(Note)		ms	
ton3		No limit	-	ms	
ton4		No limit	-	ms	
t2			150	μs	
tru1			150	μs	
tru2			150	μs	
tru3			150	μs	
tru4			150	μs	
t4	40	-	-	ms	
t5	120			ms	
t6	0			ms	
t7	10			μs	
t8	8			VS	Keep data more than 8 frames (VS)

深圳市微而盛科技有限公司

5.2 Power off



深圳市微而盛科技有限公司

Symbol	Value			Unit	Remark
	Min.	Typ.	Max.		
t9	150			μs	
tof1		No limit		ms	
tof2		0(Note)	-	ms	
tof3		No limit	-	ms	
tof4		No limit		ms	
trd1	150			μs	
trd2	150			μs	
trd3	150			μs	
trd4	150			μs	
t12	0			ms	
t13	0			ms	
T14	0			ms	
T15	10			ms	


5.3 MIPI Timing characteristics

5.4 MIPI Lane Configuration

	MCU (Master)	Display Module (Slave)
Clock Lane+/-	Unidirectional Lane <ul style="list-style-type: none"> ■ Clock Only ■ Escape Mode(ULPS Only) 	
Data Lane0+/-	Bi-directional Lane <ul style="list-style-type: none"> ■ Forward High-Speed ■ Bi-directional Escape Mode ■ Bi-directional LPDT 	
Data Lane1+/-	Unidirectional <ul style="list-style-type: none"> ■ Forward High speed 	
Data Lane2+/-	Unidirectional <ul style="list-style-type: none"> ■ Forward High speed 	
Data Lane3+/-	Unidirectional <ul style="list-style-type: none"> ■ Forward High speed 	

The connection between host device and display module is as reference.

深圳市微而盛科技有限公司



6. MIPI AC Electrical characteristics

6.1 High Speed Transmission


Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-CLK+/-	$2 \times UI_{INST}$	Double UI instantaneous	4	-	8	ns	4 Lane (Note 2)
			3	-	8	ns	3 Lane (Note 2)
			2.352	-	8	ns	2 Lane (Note 3)
DSI-CLK+/-	UI_{INSTA} UI_{INSTB}	UI instantaneous halves ($UI = UI_{INSTA} = UI_{INSTB}$)	2	-	4	ns	4 Lane (Note 2)
			1.5	-	4	ns	3 Lane (Note 2)
			1.176	-	4	ns	2 Lane (Note 3)
DSI-Dn+/-	t_{DS}	Data to clock setup time	$0.15 \times UI$	-	-	ps	
DSI-Dn+/-	t_{DH}	Data to clock hold time	$0.15 \times UI$	-	-	ps	
DSI-CLK+/-	$t_{DR}CLK$	Differential rise time for clock	150	-	$0.3 \times UI$	ps	
DSI-Dn+/-	$t_{DR}DATA$	Differential rise time for data	150	-	$0.3 \times UI$	ps	
DSI-CLK+/-	$t_{DF}CLK$	Differential fall time for clock	150	-	$0.3 \times UI$	ps	
DSI-Dn+/-	$t_{DF}DATA$	Differential fall time for data	150	-	$0.3 \times UI$	ps	

Note 1) Dn = D0, D1, D2 and D3.

Note 2) Maximum total bit rate is 2Gbps for 24-bit data format, 1.5Gbps for 18-bit data format and 1.33Gbps for 16-bit data format in 3 lanes or 4 lanes application which support to 800RGBx 1280 resolution.


Note 3) Maximum total bit rate is 1.7Gbps for 24-bit data format, 1.275Gbps for 18-bit data format and 1.13Gbps for 16-bit data format in 2 lanes application which support to 720RGBx1280 resolution.

深圳市微而盛科技有限公司




6.2 LP Transmission

Parameter	Symbol	Values			Unit	Remark
		Min.	Typ.	Max.		
DSI CLK frequency(LP)	F_{DSICLK_LP}			10	MHz	
DSI CLK Cycle Time(LP)	t_{CLK_LP}	100			ns	
DSI Data Transfer Rate(LP)	t_{DSIR_LP}			10	Mbps	
15%-85% rise time and fall time	T_{RLP} / T_{FLP}	-	-	35	ns	
30%-85% rise time(from HS to LP)	T_{REOT}	-	-	35	ns	
Pulse width of the LP exclusive-OR clock	$t_{LP-PULSE-TX}$	50	65	-	ns	
Period of the LP exclusive-OR clock	$t_{LP-PRE-TX}$	100	130	-	ns	




深圳市微而盛科技有限公司

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+/-	T _{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module	50	-	75	ns	Input
DSI-D0+/-	T _{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module → MPU	50	-	75	ns	Output
DSI-D0+/-	T _{TA-SURED}	Time-out before the MPU start driving	T _{LPXD}	-	2xT _{LPXD}	ns	Output
DSI-D0+/-	T _{TA-GETD}	Time to drive LP-00 by display module	5xT _{LPXD}	-	-	ns	Input
DSI-D0+/-	T _{TA-GOD}	Time to drive LP-00 after turnaround request - MPU	4xT _{LPXD}	-	-	ns	Output



Bus Turnaround (BAT) from MPU to display module Timing



Bus Turnaround (BAT) from display module to MPU Timing


深圳市微而盛科技有限公司

6.3 DSI Bursts

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing							
DSI-Dn+/-	T _{LPX}	Length of any low power state period	50	-	-	ns	Input
DSI-Dn+/-	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS transmission	40+4xUI	-	85+6xUI	ns	Input
DSI-Dn+/-	T _{HS-TERM-EN}	Time to enable data receiver line termination measured from when Dn crosses V _{ILMAX}	-	-	35+4xUI	ns	Input
High Speed Mode to Low Power Mode Timing							
DSI-Dn+/-	T _{HS-SKIP}	Time-out at display module to ignore transition period of EoT	40	-	55+4xUI	ns	Input
DSI-Dn+/-	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-Dn+/-	T _{HS-TRAIL}	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4xUI	-	-	ns	Input
High Speed Mode to/from Low Power Mode Timing							
DSI-CLK+/-	T _{CLK-POS}	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+52xUI	-	-	ns	Input
DSI-CLK+/-	T _{CLK-TRAIL}	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	-	ns	Input
DSI-CLK+/-	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-CLK+/-	T _{CLK-PREPARE}	Time to drive LP-00 to prepare for HS transmission	38	-	95	ns	Input
DSI-CLK+/-	T _{CLK-TERM-EN}	Time-out at clock lane display module to enable HS transmission	-	-	38	ns	Input


Note 1) Dn = D0, D1, D2 and D3.

Note 2) Two HS transmission can be sent with a break as short as T_{HS-EXIT} from each other in continuous clock mode. In discontinuous mode, the break is longer which account T_{CLK-POS}, T_{CLK-TRAIL} and T_{HS-EXIT}, before activity in clock and data lanes again.



深圳市微而盛科技有限公司

6.4 Reset Input Timing



Reset input timing

(VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
RESX	t _{RESW}	Reset "L" pulse width (Note 1)	10	-	-	µs	
	t _{REST}	Reset complete time (Note 2)	-	-	5	ms	When reset applied during Sleep In Mode
			-	-	120	ms	When reset applied during Sleep Out Mode and Note 5


Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset Start

Note 2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In–mode) and then return to Default condition for H/W reset.

Note 3) During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t_{REST}) within 5ms after a rising edge of RESX.


Note 4) Spike Rejection also applies during a valid reset pulse as shown below:



Note 5) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec

深圳市微而盛科技有限公司

6.5 Deep Standby Mode Timing



(VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
RESX	$t_{discharge}$	Sleep in into DSTB delay time	-	-	100	ms	
	t_{rstlow}	Reset low pulse	3	-	-	ms	
	$t_{initial}$	Reset high to initial setting delay time	-	-	120	ms	

Note 1) $t_{discharge}$ suggested delay time over 100ms.

Note 2) $t_{initial}$ suggested delay time over 120ms..

6.6 DC Characteristics for DSI HS Mode

Parameter	Symbol	Conditions	Specification			UNIT
			MIN	TYP	MAX	
Input voltage common mode range	V_{CMCLK} V_{CMDATA}	DSI-CLK+/-, DSI-Dn+/- (Note2, 3)	70	-	330	mV
Input voltage common mode variation (≤ 450 MHz)	$V_{CMRCLKL}$ $V_{CMRDATAL}$	DSI-CLK+/-, DSI-Dn+/- (Note 4)	-50	-	50	mV
Input voltage common mode variation (≥ 450 MHz)	$V_{CMRCLKM}$ $V_{CMRDATAM}$	DSI-CLK+/-, DSI-Dn+/-	-	-	100	mV
Low-level differential input voltage threshold	V_{THCLK} V_{THDATA}	DSI-CLK+/-, DSI-Dn+/-	-70	-	-	mV
High-level differential input voltage threshold	V_{THCLK} V_{THDATA}	DSI-CLK+/-, DSI-Dn+/-	-	-	70	mV
Single-ended input low voltage	V_{ILHS}	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-40	-	-	mV
Single-ended input high voltage	V_{IHHS}	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-	-	460	mV

深圳市微而盛科技有限公司

Differential input termination resistor	R _{TERM}	DSI-CLK+/-, DSI-Dn+/-	80	100	125	Ω
Single-ended threshold voltage for termination enable	V _{TERM-EN}	DSI-CLK+/-, DSI-Dn+/-	-	-	450	mV
Termination capacitor	C _{TERM}	DSI-CLK+/-, DSI-Dn+/-	-	-	14	pF


Note 1) VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta=-30 to 70 °C (to +85 °C no damage).

Note 2) Includes 50mV (-50mV to 50mV) ground difference.

Note 3) Without VCMRCLKM / VCMRDATAM .

Note 4) Without 50mV (-50mV to 50mV) ground difference.

Note 5) Dn=D0, D1, D2 and D3.



Differential voltage range, termination resistor and Common mode voltage

7. Optical Specifications

Item	Symbol	Condition	Values			Unit	Remark
			Min.	Typ.	Max.		
Viewing angle (CR ≥ 10)	θ _L	Φ=180° (9 o'clock)	-	80	-	degree	Note 1
	θ _R	Φ=0°(3 o'clock)	-	80	-		
	θ _T	Φ=90° (12 o'clock)	-	80	-		
	θ _B	Φ=270° (6 o'clock)	-	80	-		
Response time Rise+Fall	T _{RT}	Normal θ=Φ=0°	-	20	30	msec	Note 3
Contrast ratio	CR		800	1000	-	-	Note 4
Color chromaticity	W _X		0.272	0.302	0.332	-	Note 2
	W _Y		0.291	0.321	0.351	-	Note 5 Note 6
Luminance	L		260	280	-	-	Note 6
Luminance uniformity	Y _U		70	75	-	%	Note 6,7

深圳市微而盛科技有限公司

Note 1: Definition of viewing angle range




Fig. 4-1 Definition of viewing angle

Note 2: Definition of optical measurement system.

The optical characteristics should be measured in dark room. After 30 minutes operation, the optical properties are measured at the center point of the LCD screen. (Viewing angle is measured by ELDIM-EZ contrast/Height :1.2mm ,Response time is measured by Photo detector TOPCON BM-5A, other items are measured by BM-7A/Field of view: 1° /Height: 500mm.)




Fig. 4-2 Optical measurement system setup

Note 3: Definition of Response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (T_{ON}) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T_{OFF}) is the time between photo

深圳市微而盛科技有限公司

detector output intensity changed from 10% to 90%.




Fig. 4-3 Definition of response time

Note 4: Definition of contrast ratio

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

Note 5: Definition of color chromaticity (CIE1931)

Color coordinates measured at center point of LCD.

Note 6: All input terminals LCD panel must be ground while measuring the center area of the panel. The LED driving condition is $I_{LED}=180\text{mA}$.

Note 7: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (Refer to Fig. 4-4).Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity (Yu)} = \frac{B_{min}}{B_{max}}$$

L-----Active area length W----- Active area width




Fig. 4-4 Definition of measuring points

B_{max} : The measured maximum luminance of all measurement position.

B_{min} : The measured minimum luminance of all measurement position.